

Fig. 1
(Prior Art)




Fig. 2
(Prior Art)




Fig. 3
(Prior Art)




Fig. 4

3/20




Fig. 5




Fig. 6




Fig. 7




Fig. 8





Fig. 9



7/20




Fig. 11

8/20




Fig. 12

9/20




Fig. 13

10/20




Fig. 14

11/20




Fig. 15

12/20




Fig. 16a




Fig. 16b

14/20




Fig. 17a




Fig. 17b




Fig. 18




Fig. 19a




Fig. 19b





Fig. 20

Fig. 21






Fig. 22

20/20





OPERATION	CONDITION	EXAMPLE
RESET (LOGIC ZERO STATE)	$V_{\text{DIFF}} - \Delta V_1$; WHEREIN $\Delta V_1 > V_T$	
SET/WRITE (LOGIC ONE STATE)	$V_{\text{DIFF}} + \Delta V_1$; WHEREIN $\Delta V_1 > V_T$	
WRITE OVERRIDE (LOGIC ZERO STATE)	$V_{\text{DIFF}} - \Delta V_1 + \Delta V_2$; WHEREIN $\Delta V_1 > V_T$	
READ	$V_{\text{DIFF}} + \Delta V_1$; WHEREIN $\Delta V_1 < V_T$	

Fig. 23